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Abstract—Passive current sharing in multiphase converters, 
where resistive losses are not dominant, is a quite complex goal. In 
this paper an averaged model of an active clamp converter was 
obtained. It has been checked that these topologies present high 
output impedance. This property is used like a lossless passive 
equalization. Simulated results of the average model accuracy and 
current sharing are presented. 
I. INTRODUCTION
Increasing the frequency in switching converters is a trend to 
reduce size and weight. Nevertheless, higher frequency means 
higher switching losses. Different soft-switching solutions 
have been presented to minimize switching losses. One 
contribution is the active clamp topology [1], where Zero 
Voltage Switching (ZVS) is achieved by just adding an 
auxiliary switch, S1, an LC resonant circuit and a clamp 

























Fig. 1.  Active clamp ZVS Buck converter. 
The analysis of active clamp converters has been presented 
for different topologies [1-6]. A study of the effect of clamp 
capacitor on the stability of a flyback converter is studied in 
[7]. In [3] an averaged switching modeling is applied to predict 
the dynamic behavior of active clamp converters. In [8] a 
model for the active clamp family converters presented in [1] 
was submitted. In [8] it was proved that the active clamp 
converter works as impedance, but that model does not include 
clamp capacitor and soft-switching effects in the converter 
input. 
Here, a complete model is presented, following the method 
shown in [3]. In this work the clamp capacitor is comprised in 
the model. As well as that it has been taken into account the 
effect of the dead time, needed for the existence of soft 
switching, [2], and the errors introduced in the model by the 
time interval between the turning-on of S1 and the turning-off 
of S2,. It is also proposed an application of the active clamp 
buck converter for multiphase converters design, taking 
advantage of the output impedance, working as lossless 
equalizing resistor. So no current control loop for each phase is 
needed. 
To deduce the small-signal behavior of the converter, an 
averaged modeling method will be used in Section II. 
Converter’s transfer function and output impedance will be 
obtained. Principle of operation will be shown to understand 
how the converter behaves. An example of current sharing in 
multiphase converters is presented in Section III. 
II. AVERAGED SWITCH MODELING
A. Principle of Operation 
To simplify the analysis, the output filter inductance, Lo, is 
large enough to be considered as a current source, clamp 
capacitor, C1, is considered as a constant voltage source, Vc1.
The circuit works in CCM and both switches, S1 and S2, are 
turned on and off in a complementary way. The converter ideal 


































Fig. 2. Converter ideal waveforms 
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Fig. 3. Stages in a switching period. (a) Stage 1. (b) Stage 2. (c) Stage 3. (d) 
Stage 4. (e) Stage 5. (f) Stage 6 
A switching period can be divided into 6 stages, Fig. 3: 
Stage 1 (t0-t1). Before t0, S1 is on and S2 is off. At t0 S1 is 
turned off and Cr is lineally charged to Vin.
Stage 2 (t1-t2). When Cr reaches Vin, the free-wheeling diode, 
D1, is forward biased. The current through Lr and Cr evolves in 
a resonant way and the voltage in Cr rises to Vin+Vc.
 Stage 3 (t2-t3). S2 turns on with no losses. Current through Lr
ramps down. S2 is turned off at t3.
Stage 4 (t3-t4). The voltage across Cr falls to zero, due to 
resonance with Lr.
Stage 5 (t4-t5). S1 is turned on with zero voltage and without 
losses because the voltage at Cr is null. The current through Lr
changes the polarity and ramps up until it reaches Io.
Stage 6. The diode, D1 is reversed biased. At the end of this 
stage S1 is turned off, being the end of a switching period. 
A more detailed explanation of circuit operation can be 
found in [1]. 
B. Average Model. 
In order to obtain the model, currents and voltages are 
averaged in a switching period. Switches will be replaced by 
dependent current and voltages sources, in terms of duty cycle 
and other converter parameters. To simplify, resonant 
transitions are ignored. 







in                            (1) 
In steady-state I1 = ILo. If I1 is not included the dynamic 
effect of C1 is neglected. 
Voltage through clamp capacitor can be considered constant 
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As the resonant inductance, Lr, is negligible related to the 
output filter inductance, Lo, the voltage drop through Lr when 
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Average clamp capacitor current, Fig. 2, is 
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For an easy analysis the input current has been divided in 
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R sreq                                 (11) 









1                       (12) 
From (4), (6), (8) and (12) the averaged equivalent circuit is 
shown at Fig. 4. 
Fig. 4. Average model. 
C. Small Signal Model 
The averaged model obtained at previous section is clearly 
non lineal. After linearization of (4), (6) and (8), defining the 
steady-state equilibrium as (D, Vin, Vo, VC1, ILo), the system 
state-space representation, where u is the vector of inputs, y is 
the system output and x is the status variables vector, is 
BuAxx                                        (13) 
DuCxy                                         (14) 
Where x = [iLo vC1 vo]
T, u = [vin d]
T, y = vo, where 
C = [0 0 1], D = [0] and  
The small signal equivalent circuit is represented in Fig. 5. 
      
Fig. 5. Small signal model. 
Now, the converter transfer functions, Gvg and Gvd, can be 
derived from the lineal system  
[Gvg(s) Gvd(s)]=C(sI-A)
-1B                        (15) 
Constants k1, k2… from the small signal model in Fig. 5 can 
be found in Table I
TABLE I 



































The Bode diagram at Fig. 6 represents the control-to-output 
transfer function, Gvd, for different clamp capacitors, C1. It can 
be checked that the output changes as a result of variations of 
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D. Averaged model validation 
A simulation has been performed to estimate how accurately 
the model matches the converter. Converter parameters can be 
found at Table II.  
TABLE II 
CONVERTER OPERATING VALUES
Parameter Value Parameter Value 
Vin 120 V Co 4 µF 
Vo 48 V Lo 86.4 µH 
D 0.5 Cr 2 nF 
fs 100 kHz Lr 6 µH 
P 480 W C1 2 µF 
R 4.8    
The converter dynamic response to a duty cycle step is 
represented in Fig. 7 and 8, where it can be noted that currents 
and voltages in the average model are in good agreement with 







































Fig. 8. Converter output current and average model current  
For the existence of soft commutation it is necessary to have 
a dead time between the turning-on of S1 and the turning-off of 
S2. The proposed averaged model is in accordance with the 
switched converter when the “time delay” shown in Fig. 9 is 
close to zero. The effect introduced by the “time delay” is to 
increase the “effective” duty cycle. So, it can be noticed for 
large duty cycles and high frequencies. 
In Fig. 10 the difference between the converter output 
voltage and the averaged voltage can be seen, when the dead 













































Fig. 10. Error between the converter and averaged model 
E. Output impedance 
The output impedance, Zo(s), can be obtained if in the 
previous state-space representation of the system, (13) and 
(14), the inputs are defined now as u = [vin d io]
T and the 








,                        (16) 
The output impedance is represented in the Bode diagram, 
shown in Fig. 11. The DC output impedance can be noticed 
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Fig. 11. Output impedance. 








,                         (18) 
So it can be derived as a connection between the output 
voltage and input voltage 
osrinDCo IfLDVV 2)( ,                                 (19) 
that connects both voltages, Vo and Vin, with the converter 
output impedance. 
III. MULTIPHASE ACTIVE CLAMP BUCK CONVERTER
Passive current sharing can be used successfully with 
synchronous converters with digital PWM, where there is a 
perfect matching of the duty cycles of the PWM signals among 
the different phases, [9]. With these conditions, the transistors, 
conductors and inductors internal resistor will be large enough 
to equalize the currents. 
In addition, temperature will have an equalizing effect. If 
there is a phase with a higher current it will have a higher 
temperature and its resistance will be increased, which means 
to a better current sharing. But in topologies with higher output 
voltages, where free wheeling diodes are used, the temperature 
effect is completely different. 
If there is a difference among the diodes forward voltages in 
a multiphase converter that difference will be increased. 
Higher current will flow through the phase that has a diode 
with smaller forward voltage and, with an increasing 
temperature, the forward voltage will be decreased. 
To prove the effect in a multiphase active clamp converter 
with diodes, a simulation was carried out to check the current 
deviation from the nominal value. If the forward voltage of one 
diode has a deviation of 40% from the others and considering 
the output filter inductors, Lo, as non ideal, with an internal 
resistor with a value of 0.05 . In Fig. 12 the current sharing in 
a multiphase buck converter without active clamp can be seen. 
In the multiphase Buck converter without active clamp the 
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and, as Fig. 12 shows, here, with n = 3 phases, a voltage 
deviation of 40% in one phase diode and D = 0.5, results in a 
current deviation of 2 Amps in that phase. 














Fig. 12.  Current sharing in a 3 phase buck converter without active clamp for 














Fig. 13. Current sharing in a 3 phase buck converter with active clamp for 
different diode drop voltage 
For a multiphase active clamp buck converter, with the same 
deviation in the components, it can be proved that there is a 
better current sharing among phases than in a converter 
without active clamp, Fig. 13. From (19) it can be seen that the 
active clamp increases the output impedance. In this way, the 
converter acts as a voltage source with high output impedance. 
As the converter output impedance, Zo, is higher than the other 
impedances in the circuit, it will act as an equalizing resistor 
without losses and it will achieve the current sharing. 
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A design criterion for the multiphase converter can be to set 
a maximum difference among currents when there is a 
mismatch in the duty cycle. A three phase converter was 
designed that must have a deviation of 1 A from the nominal 
output current if there is a maximum deviation of 2% from the 
nominal duty cycle. 
The converter output characteristic, (19), is represented in 
Fig. 14. The nominal duty cycle is 0.5 and two phases present a 
2% deviation from the nominal. Under these conditions, the 
phase with nominal duty cycle must have an output current of 
10 Amps and, because of duty cycle mismatching, phases with 
a 2% deviation in duty cycle must have 1 Amps under or above 
the nominal output current. 
Fig. 14. DC output characteristic and current equalization. 
Fig. 15. Current sharing in a 3 phase buck converter with active clamp. 
Current sharing in a three phase active clamp buck converter 
is shown in Fig. 15. The output current has been shown for 
each phase and average output current. Therefore, it can be 
noticed that the equalized currents and the converter behavior 
is in accordance with the design method. 
IV. CONCLUSION
Active clamp converter models presented until now have 
been revised and an improved model, including clamp 
capacitor, of the one presented in [8] has been proposed. The 
converter output impedance and a possible application to 
multiphase converters have both been studied. 
A prototype is being implemented to test the results obtained 
in simulations. 
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